## CLAIMS

### What is claimed is:

- 1 1. A method of reducing distortion in a current
- 2 steering DAC having a plurality of current steering switches,
- 3 each current steering switch having first and second
- 4 transistors with a common node coupled to a first current
- 5 source, the method comprising, for each current steering
- 6 switch:
- 7 providing a replica of the current steering switch, the
- 8 replica switch having third and fourth transistors with a
- 9 common node coupled to a second current source;
- sensing the voltage variation on the common node of the
- 11 replica of the current steering switch;
- injecting charge onto the common node of the current
- 13 steering switch responsive to the voltage variation on the
- 14 common node on the replica of the current steering switch.
  - 1 2. The method of claim 1 wherein the charge injected
- 2 onto the common node of the current steering switch is
- 3 proportional to the voltage variation on the common node on
- 4 the replica of the current steering switch.
- 1 3. The method of claim 2 wherein the charge is
- 2 injected by amplifying the voltage variation on the common

- 3 node on the replica of the current steering switch, and
- 4 coupling the amplified voltage variation to the common node
- 5 of the current steering switch through a coupling capacitor.
- 1 4. The method of claim 3 wherein the voltage variation
- 2 on the common node on the replica of the current steering
- 3 switch is amplified by a gain approximately equal to  $(C_S +$
- 4  $C_C$ )/ $C_C$ , where  $C_S$  is the capacitance associated with the
- 5 common node of the current steering switch and  $C_{\rm C}$  is the
- 6 capacitance of the coupling capacitor.
- 1 5. The method of claim 1 wherein the charge injected
- 2 onto the common node of the current steering switch is
- 3 approximately equal to the charge needed to change the
- 4 voltage on a capacitance associated with the common node of
- 5 the current steering switch by an amount equal to the change
- 6 in voltage of an output of the current steering switch
- 7 divided by the intrinsic gain of the switch transistor.
- 1 6. The method of claim 1 wherein each of the first and
- 2 second transistors is terminated in a respective DAC load,
- 3 and the third and fourth transistors are each terminated in a
- 4 respective replica switch load.
- 1 7. The method of claim 1 wherein each of the first and
- 2 second transistors is terminated in a respective DAC load,

- 3 and the third and fourth transistors are each also terminated
- 4 in a respective one of the DAC loads.
- 1 8. The method of claim 7 wherein the ratio of the size
- 2 of the first and second transistors to the size of the third
- 3 and fourth transistors is n, where n is larger than 1, and
- 4 the ratio of the first current source to the second current
- 5 source is also n.
- 1 9. The method of claim 8 wherein the first and second
- 2 current sources comprise a current splitter.
- 1 10. The method of claim 1 wherein the ratio of the size
- 2 of the first and second transistors to the size of the third
- 3 and fourth transistors is n, where n is larger than 1, and
- 4 the ratio of the first current source to the second current
- 5 source is also n.
- 1 11. The method of claim 10 wherein the first and second
- 2 current sources comprise a current splitter.
- 1 12. The method of claim 1 wherein the current steering
- 2 switch and the replica switch comprise transistor switches
- 3 selected from the group consisting of MOS transistors, MESFET
- 4 transistors, HEMT transistors, JFET transistors and bipolar
- 5 junction transistors.

- 1 13. The method of claim 1 wherein the current steering
- 2 switch and the replica switch are CMOS switches, and wherein
- 3 the body of each CMOS switch is connected to its source.
- 1 14. The method of claim 1 wherein the current steering
- 2 switch and the replica switch are CMOS switches, and wherein
- 3 the body of each CMOS switch is connected to a voltage other
- 4 than its source.
- 1 15. A method of reducing third harmonic distortion in a
- 2 current steering DAC having a plurality of current steering
- 3 switches, each current steering switch having first and
- 4 second transistors with a common node, each of the first and
- 5 second transistors being terminated in a respective DAC load,
- 6 the method comprising, for each current steering switch:
- 7 splitting a steering current to provide first and second
- 8 current sources, the first current source being coupled to
- 9 the common node of the first and second transistors, the
- 10 first current source being n times the second current source,
- 11 wherein n is larger than 1;
- 12 providing a replica of the current steering switch, the
- 13 replica switch having third and fourth transistors with a
- 14 common node coupled to the second current source, each of the
- 15 third and fourth transistors also being terminated in a
- 16 respective DAC load, each of the third and fourth transistors

- 17 being switched in unison with a respective one of the first
- 18 and second transistors, the first and second transistors
- 19 being larger than the third and fourth transistors by the
- 20 factor n;
- 21 sensing the voltage variation on the common node of the
- 22 replica of the current steering switch;
- injecting charge onto the common node of the current
- 24 steering switch responsive to the voltage variation on the
- 25 common node on the replica of the current steering switch.
  - 1 16. The method of claim 15 wherein the charge injected
  - 2 onto the common node of the current steering switch is
  - 3 proportional to the voltage variation on the common node on
  - 4 the replica of the current steering switch.
  - 1 17. The method of claim 16 wherein the charge is
  - 2 injected by amplifying the voltage variation on the common
  - 3 node on the replica of the current steering switch, and
  - 4 coupling the amplified voltage variation to the common node
  - 5 of the current steering switch through a coupling capacitor.
  - 1 18. The method of claim 17 wherein the voltage
  - 2 variation on the common node on the replica of the current
  - 3 steering switch is amplified by a gain approximately equal to
- 4  $(C_S + C_C)/C_C$ , where  $C_S$  is the capacitance associated with the

- 5 common node of the current steering switch and  $C_{\rm C}$  is the
- 6 capacitance of the coupling capacitor.
- 1 19. The method of claim 15 wherein the charge injected
- 2 onto the common node of the current steering switch is
- 3 approximately equal to the charge needed to change the
- 4 voltage on a capacitance associated with the common node of
- 5 the current steering switch by an amount equal to the change
- 6 in voltage of an output of the current steering switch
- 7 divided by the intrinsic gain of the switch transistor.
- 1 20. The method of claim 15 wherein the current steering
- 2 switches and the replica switches comprise transistor
- 3 switches selected from the group consisting of MOS
- 4 transistors, MESFET transistors, HEMT transistors, JFET
- 5 transistors and bipolar junction transistors.
- 1 21. The method of claim 15 wherein the current steering
- 2 switches and the replica switches are CMOS switches, and
- 3 wherein the body of each CMOS switch is connected to its
- 4 source.
- 1 22. The method of claim 15 wherein the current steering
- 2 switches and the replica switches are CMOS switches, and
- 3 wherein the body of each CMOS switch is connected to a
- 4 voltage other than its source.

- 1 23. A current steering DAC comprising a plurality of
- 2 controllable current sources, each current source comprising:
- 3 a first current switch having first and second
- 4 transistors with a common node coupled to a first current
- 5 source, the transistors each being coupled to a respective
- 6 one of first and second DAC loads and each having a control
- 7 terminal for steering the current of the first current source
- 8 to the first or the second DAC load responsive to a
- 9 differential signal applied to the control terminals of the
- 10 first and second transistors;
- 11 a second current switch having third and fourth
- 12 transistors with a common node coupled to a second current
- 13 source, the third and fourth transistors each being coupled
- 14 to a respective one of the first and second DAC loads and
- 15 each having a control terminal for steering the current of
- 16 the second current source to the first or the second DAC load
- 17 responsive to the differential signal as also applied to the
- 18 control terminals of the third and fourth transistors; and,
- 19 a charge injection circuit injecting a charge into the
- 20 common node of the first and second transistors responsive to
- 21 the change in voltage of the common node of the third and
- 22 fourth transistors.
- 1 24. The current steering DAC of claim 23 wherein the
- 2 charge injection circuit is a circuit for injecting a charge

- 3 proportional to the voltage variation on the common node of
- 4 the third and fourth transistors.
- 1 25. The current steering DAC of claim 24 wherein the
- 2 injection circuit is comprised of an amplifier coupled to
- 3 amplify the voltage change on the common node of the third
- 4 and fourth transistors and a capacitance coupled between an
- 5 output of the amplifier and the common node of the first and
- 6 second transistors.
- 1 26. The current steering DAC of claim 25 wherein the
- 2 capacitance and the gain of the amplifier are selected so
- 3 that the gain of the amplifier is approximately equal to (CS
- 4 +  $C_C$ )/ $C_C$ , where  $C_S$  is the capacitance associated with the
- 5 common node of the first and second transistors and  $C_{\rm C}$  is the
- 6 capacitance of the coupling capacitor.
- 1 27. The current steering DAC of claim 23 wherein the
- 2 first, second, third and fourth transistors comprise a type
- 3 of transistor selected from the group consisting of MOS
- 4 transistors, MESFET transistors, HEMT transistors, JFET
- 5 transistors and bipolar junction transistors.
- 1 28. The current steering DAC of claim 23 wherein the
- 2 first, second, third and fourth transistors are CMOS

- 3 transistors having a source, drain and gate, and wherein the
- 4 body of each CMOS transistor is connected to its source.
- 1 29. The current steering DAC of claim 23 wherein the
- 2 first, second, third and fourth transistors are CMOS
- 3 transistors having a source, drain and gate, and wherein the
- 4 body of each CMOS transistor is connected to a voltage other
- 5 than its source.